My academic interests are computer architecture, FPGA/ASIC design and machine learning.

 

I just joined MASC lab and decided to work on using RapidWright to interface with Lgraph, which is a graph optimized for live synthesis.